

MEMORY SYSTEMS

Patent number: WO9712325

Publication date: 1997-04-03

Inventor: SINCLAIR ALAN WELSH (GB)

Applicant: MEMORY CORP PLC (GB); SINCLAIR ALAN WELSH (GB)

Classification:

- **international:** G06F3/06; G06F12/02; G06F3/06;
G06F12/02; (IPC1-7): G06F12/02;
G06F3/06; G11C16/06

- **european:** G06F3/06E; G06F12/02D2;
G06F12/02D2E2

Application number: WO1996GB00250 19960206

Priority number(s): GB19950019670 19950927

Also published as:

- EP0852766 (A1)
- US6069827 (A1)
- GB2291991 (A)
- EP0852766 (B1)
- CN1139031C (C)


Cited documents:

- EP0544252
- FR2665791

[Report a data error here](#)

Abstract of WO9712325

A solid state memory for emulating a disk drive comprising: translation means for translating a logical sector address to a main memory address; a main memory composed of non-volatile memory cells erasable in blocks; characterised in that a first pointer is used to point to an unwritten location in main memory, and a second pointer is used to point to the next unerased erasable block in sequence to the erasable block containing the said unwritten memory location; control means being provided to ensure that there is always at least one erasable block in the erased condition between the first and second pointers.



Data supplied from the **esp@cenet** database - Worldwide